Filter is used to reduce the noise in an image. The med ian filter considers each pixel in the image and replaces the noisy pixel by the median of the neighbourhood pixels. The median value is calculated by sorting the p ixels. Sorting in turn consists of comparator which includes adders and mult iplier. Multip lication is a fundamental operation in arith metic co mputing systems and is used in many DSP applications such as FIR Filters. The adder circuit is used as a main component in the mu ltip lier circuits. The Carry Save Array (CSA) mu ltip lier is designed by using the proposed adder cell based on mult iplexing logic. The proposed adder circu it is designed by using Shannon theorem.The mu ltiplier circuits are schematised and their layouts are generated by using VLSI CAD tools. The proposed adder based mu ltip lier circuits are simulated and results are compared with CPL and other circuit designed using Shannon based adder cell in terms of power and area and the intermediate state involved in the circuit is eliminated.The proposed adder based mu ltiplier circu its are simulated by using 90n m feature size and with various supply voltages. The Shannon full adder circu it based mu ltip lier circu its gives better performance than other published results in terms of power dissipation and area due to less number of transistors used in Shannon adder circuit.
I. Introduction
Low power has emerged as a principal theme in today's electronics industry .The need for low power has caused a majo r paradig m shift in circuit design. In recent years, power is being given as much importance as area and performance. In applications such as personal co mputing devices and wireless communicat ions system, average power consumption is a critical design concern. The cost associated with packaging and cooling such device is significantly h igh. Since core power consumption must be dissipated through the packaging, increasingly expensive packaging and cooling strategies are required. Unless power consumption is dramat ically reduced, the resulting heat will limit the feasible packing and performance of VLSI circuits and systems. Consequently, there is a clear financial advantage to reducing the power consumed in high performance systems. Pass-transistor logic is reported as one of the alternative logic that can enhance circuit performance. Since, signal can propagate using both the source and the gate; its high functionality can reduce the number of transistors in terms of mu ltip lexing control input technique. Since, a PTL-based circuit can consist of only one type of MOS transistor therefore, it has a low node capacitance and as a result CPL enables highspeed and low-power circuits. In this paper, Carry Save Array (CSA) mu ltiplier is used for designing multiplier circuit. This mu ltip lier is constructed by using 4 different adder cells namely proposed adders, Shannon, CPL techniques. The CSA mult iplier is constructed using AND gates, half adder, and full adder blocks. The half adder is designed using pass transistor logic which utilizes EX-OR and AND gates, which is shown in Fig.1 .
The 1-b it mu lti operand addition can be extended to an n-bit mu lt i operand addit ion by cascading the CSA operators. The multip lier is schematised by DSCH3 CAD tool and its layout is generated by Microwind 3 VLSI CAD tool. We have analy zed the basic circu its and proposed adder based multip lier circu its in terms of power dissipation and area and observed better performance in our proposed Shannon based multiplexing logic circuit.
Section II describes the design method of adder circuit. Sect ion III details the Shannon based method of adder concept. Section IV describes the Multiplier design integration. Section V gives the application of the proposed work. Section VI & VII g ives the conclusion and Future Work respectively.
II. Design method
The multip lier is constructed by using adder cell. The CSA mu lt iplier bu ild ing block is containing half adder and full adder circuit . The half-adder circuit and full adder circuits are designed by using multip lexing method, which is shown in Fig.1 
III. Proposed Shannon based full adder
The proposed Shannon full adder circuit as shown in Fig.2 co mb ines the mult iplexing operation for the sum operation and the Shannon Theorem for the carry operation; the sum and carry circuits are designed based on Standard full adder equations. An input C and its complement are used as the control signal of the sum circuit. The two-input X-OR gate is developed using the mu ltip lexer method. The output node of the twoinput mu ltiplexer circuit is the differential node. According to standard full adder equation, the sum circuits need three inputs. In order to avoid increasing the number of transistors due to the addition of a third input, the following arrangement is made, the CPL X-OR gate mult iply ing with C's complement input and EX-NOR gate is mult iplied with input C, and thereby reducing the number of transistors in the sum circuit. C and C' node is called the differential node of the circuit. Two co mplementary (C and B) inputs are used in the full adder carry circu it for balancing the circuit and to avoid the floating wire concept. In this circuit, all of the pass inputs are connected at VDD line so that the pass gates are always on. The control input terminals are connected to the function inputs. In the proposed adder 2, fro m Table I instead of g iving all the inputs from external input the internal output from the SUM circuitry acts as input to the carry logic. Fro m the truth table it can be found that when A XOR B output is one, the value of Cout is equals to C. When it is zero, the value of Cout is equals to the value of A. In this circuit, there is comparative reduction in the number of transistors and so reduction in Area and power.
IV. Multiplier design
In this paper, we have designed and analyzed Carry Save Array (CSA) mult iplier circuit using our proposed adder cell. The design feature size is 90n m and corresponding supply voltage is 1.2V. The Carry save Array (CSA) mu ltip lier is a linear array mu ltip lier as shown in Fig.3 . The linear mult iplier propagates data down through the array cell. Each ro w of CSAs adds one additional part ial-product to the partial sum. As the operand size increases, linear arrays grow at a rate equal to the square of the operand size because the number of ro ws in the array is equal to the length of the mu ltip lier, and the width of each row is equal to the width of multiplicand. 
V. Results and discussion
In the mu ltiplier array, a fu ll adder with balanced carry and sum delays is desirable because the sum and carry signals are in the critical path. The speed and power of the full adder are very important for large arrays. The 8x8 b it mu ltip lier circu its were simulated with a BSIM 4 layout model .We co mpared the simu lated results of our proposed 1-bit adder cell with existing author's results which shows better performance in terms of power dissipation and area. Our proposed 1-bit adder cell consumes less power, and less area than the various proposed 1-bit adder cells, due to regular arrangement of transistor tree structure, less critical path and mult iplexing method of designs. The only drawback of our proposed adder cell is that it occupies larger area. Fro m the simulated results it is clear that the mult iplier circuits designed based on the proposed adder cell gives better performance in terms of power, area than the CPL-based adder cell. The main reason for the lower propagation delay of Shannonbased mu ltip liers is that they are balanced in the carry circuits. Table II shows the results of co mparison of various adders with the proposed adders. Table III The total chip leakage current includes the wire current and parasitic components current. The total power dissipation of the multip lier circu it is analy zed by using BSIM 4 [10] [11] . The total power dissipation of the multiplier circuits is shown in Table III The Shannon based multiplier circuit gives less power dissipation than other multiplier circuits [12] [13] .
VI. Application
In Digital Image Processing to find the noise pixel, the median value of the pixel is found. In order to find the median sorting has to be done which is nothing but the comparison of pixels. By employing the proposed adder for compare operation, the median value can be found out with less area and power dissipation.
The individual b locks are the sorter block which includes comparator which is the combination of adders and the multiplexer. The block d iagram to find the median of the pixels is shown in Fig.4 . The two pixel sorter and the three pixel sorter are the basic blocks for sorting the nine pixels in order to find the median. They were co mpared with the proposed adder and the existing adder shown in The sorter which contains proposed adder occupies less area and dissipates less power.
VII. Conclusion
The Shannon adder based CSA mu ltip liers circuits are simu lated by using Microwind 3 VLSI CA D tools and parameter values are analyzed by using BSIM 4 analyzer. The circuits were co mpared with existing circuits. Shannon adder based multip lier g ives better performance than existing circuits in terms of power dissipation and Area. The proposed multip lier circu its can be used in the low power application of VLSI circuits
VIII. Future work
In this paper, power dissipation and area of the mu ltip lier using the proposed adder cell is compared with other mult ipliers designed using existing adders and used in Digital image Processing. Further it can be used in applications such as FIR filter, FFT, Rank Order Filters where adders and multipliers plays a major role. 
